• Study Resource
  • Explore
    • Arts & Humanities
    • Business
    • Engineering & Technology
    • Foreign Language
    • History
    • Math
    • Science
    • Social Science

    Top subcategories

    • Advanced Math
    • Algebra
    • Basic Math
    • Calculus
    • Geometry
    • Linear Algebra
    • Pre-Algebra
    • Pre-Calculus
    • Statistics And Probability
    • Trigonometry
    • other →

    Top subcategories

    • Astronomy
    • Astrophysics
    • Biology
    • Chemistry
    • Earth Science
    • Environmental Science
    • Health Science
    • Physics
    • other →

    Top subcategories

    • Anthropology
    • Law
    • Political Science
    • Psychology
    • Sociology
    • other →

    Top subcategories

    • Accounting
    • Economics
    • Finance
    • Management
    • other →

    Top subcategories

    • Aerospace Engineering
    • Bioengineering
    • Chemical Engineering
    • Civil Engineering
    • Computer Science
    • Electrical Engineering
    • Industrial Engineering
    • Mechanical Engineering
    • Web Design
    • other →

    Top subcategories

    • Architecture
    • Communications
    • English
    • Gender Studies
    • Music
    • Performing Arts
    • Philosophy
    • Religious Studies
    • Writing
    • other →

    Top subcategories

    • Ancient History
    • European History
    • US History
    • World History
    • other →

    Top subcategories

    • Croatian
    • Czech
    • Finnish
    • Greek
    • Hindi
    • Japanese
    • Korean
    • Persian
    • Swedish
    • Turkish
    • other →
 
Profile Documents Logout
Upload
Programming Language Pragmatics
Programming Language Pragmatics

... • the main method creates a ButtonFrame window • pack () causes the window to be (down)sized to fit the preferred size and layouts of its components; the window is then automatically redrawn – JFrame uses the default layout BorderLayout (manages north, west, east, south, and center) • a JPanel is pl ...
GENERAL DESCRIPTION FEATURES
GENERAL DESCRIPTION FEATURES

... Monday, and so on.) Illogical time and date entries result in undefined operation. Bit 7 of Register 0 is the clock halt (CH) bit. When this bit is set to 1, the oscillator is disabled. When cleared to 0, the oscillator is enabled. On first application of power to the device the time and date regist ...
One-Class Matrix Completion with Low-Density
One-Class Matrix Completion with Low-Density

... the point cloud induced by the other factor. III. F ORMULATION Let X be a m × n binary matrix, such as a typical who-bought-what customer-product matrix. The set of nonzeros, L = {(i, j) : Xij = 1}, denotes customer-product purchases. Xij = 0 means that no purchase was made, but is not strictly a ne ...
Chapter 09
Chapter 09

... Asynchronous Serial Data Communication • It is often used for data communication between a DTE and a DCE with or without a modem. • DTE stands for data terminal equipment and can be either a computer or a terminal. • DCE stands for data communication equipment. A modem is a DCE. • A basic data comm ...
Asynchronous Transmission
Asynchronous Transmission

... • In (c) the data rate is 10,000bps, therefore each bit time is 1/10000secs or 0.1ms or 100microsecs. • Receiver’s clock is fast by 6% or 6microsecs • The receiver samples the incoming character every 94microsecs • This results in two errors – the last sampled bit is incorrectly received – the bit c ...
DN439 - Signal Chain Noise Analysis for RF-to-Digital Receivers
DN439 - Signal Chain Noise Analysis for RF-to-Digital Receivers

... This theoretical SNR, which is 65.5dB in the example, represents the maximum resolution attainable with a perfect ADC. The actual ADC should have an SNR at least 5dB above this number to maintain the performance level down the chain. For example, a practical high performance 14-bit ADC, like Linear ...
FPGA Based Robotic Arm With Six Degrees of Freedom
FPGA Based Robotic Arm With Six Degrees of Freedom

... The entire ARM is constructed on a ROBOT which can be moved via positioning control through GUI [2]. Electromagnetic Interference produced by the motors affected the entire electronics. Steps such as twisted pair cables were replaced by shielded twisted pair cables and all electronic equipment was c ...
SpaceWire Networks and Protocols Short Paper Robert Klar
SpaceWire Networks and Protocols Short Paper Robert Klar

... time-division multiplexing (TDM), staggering transmission of data on the bus in time. This characteristic of MIL-STD-1553B results in a deterministic real-time schedule for data collection (i.e. the bus schedule). Spacecraft control loops are often designed around this bus schedule. In the terminolo ...
arbitrary precision library for approximate symbolic analysis of
arbitrary precision library for approximate symbolic analysis of

... representation) and program that can produce symbolic expression as a quotient of two algebraic cofactors. While graph representation cannot determine influence of particular circuit part to circuit behavior, description using symbolic expression can determine it due to its generality. However, the ...
Datasheet - Metrum Acoustics
Datasheet - Metrum Acoustics

... supplied at the time of order acknowledgment. AE warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in AE’s terms and conditions of sale of products. Testing and other quality control techniques are used to the extent AE deems ...
paper
paper

... Hardware description languages (HDL) such as Verilog or VHDL are frequently the basis for physical synthesis and implementation of large integrated systems and their simulation – these languages are widely understood and have superior simulation times. HDLs without analog extensions deal primarily w ...
Induced Current Measurement of Rod Vibrations
Induced Current Measurement of Rod Vibrations

... very close to the magnet. Longitudinal motions produced by vibrations move the magnet relative to the loosely attached coil, producing an induced current. This signal was amplified using the LF411 JFET amplifier shown in Fig. 1(b). Amplifier output was recorded using a LabPro interface and Logger Pr ...
How Micron SSDs Handle Unexpected Power Loss
How Micron SSDs Handle Unexpected Power Loss

... newest client SSDs employ a superior method of keeping track of data addressing information. Although Micron’s SSDs use fairly large DRAM components, only a small amount of the DRAM is actually used to buffer user data. Rather, the DRAM is used to manage the logical-to-physical address table (the FT ...
Avalon - Synopsys
Avalon - Synopsys

... Advanced 3D Viewer displays real time 3D view of the selected layout area. It shows each process step in the 3D view for which it uses the process data along with design data. It zooms into smaller details and helps to minimize unintended consequences during FIB cuts due to underneath high density s ...
ACE16k: A Programmable Focal Plane Vision Processor with 128 x
ACE16k: A Programmable Focal Plane Vision Processor with 128 x

... The programming block, described in Fig. 2, provides the algorithmic capability of ACE16k. It is basically a set of eight SRAM memory blocks with miscellaneous contents purpose, varying from digital vectors defining the algorithms to be executed (what we call “digital instructions”), to sets of cell- ...
ARC46_UsersManual - RIT
ARC46_UsersManual - RIT

... fiber optic speed of 12.5 Mpixels/sec. All resistors which directly influence the video gain have a tolerance of 0.1% and a temperature coefficient of 10 parts per million (ppm). All other resistors are 1% and temperature coefficients of 50 to 100ppm. The capacitor in the integrator has a temperatur ...
More on Parallel Computing
More on Parallel Computing

... • Convert all references to global structures into references to local pieces (explicit messages convert distant to local variables) • Optimization: Pack messages together to reduce fixed overhead ...
TNETE2201B: 1.25-Gigabit Ethernet
TNETE2201B: 1.25-Gigabit Ethernet

... data reception (continued) During a bus error condition or word alignment, the receive byte clocks RBC0 and RBC1 are stretched (never truncated). When the incoming serial data does not meet its frequency requirements, then the receive byte clock frequency is maintained at 62.5 MHz. receive PLL opera ...
ECE 6332: VLSI Design Project Review 1 Chunhu Zhang and Yu
ECE 6332: VLSI Design Project Review 1 Chunhu Zhang and Yu

...  crosstalk, power supply noise, substrate noise, clock signal, oscillator jitter 4. Construct a general idea of HRNG Our general idea is that due to the high sensitivity of subthreshold circuit to the process variation and noise, it could be useful in generating identity and random source. The adva ...
Defense-Grade Virtex-6Q Family Overview
Defense-Grade Virtex-6Q Family Overview

... FPGA is powered up. This storage can also be reloaded at any time by pulling the PROGRAM_B pin Low. Several methods and data formats for loading configuration are available, determined by the three mode pins. Bit-serial configurations can be either master serial mode where the FPGA generates the con ...
A Microcontroller System for Experimentation
A Microcontroller System for Experimentation

... This work is largely motivated by my (former) teaching activities. In a course explaining the basic principles of computers, and then computer architectures, it is a good idea to start small and simple. Such simple computers still exist, fortunately, and provide the opportunity to directly offer han ...
10.1 Drift Chamber Electronics
10.1 Drift Chamber Electronics

... this method is to successively digitize the input analog signal with a FADC, and then to integrate the digitized data. The integral result represents the area of the input signal, therefore the charge carried by the signal. As mentioned above, the output waveform of sense wire is a pile-up of a numb ...
CML Semiconductor Products
CML Semiconductor Products

... The FX469 demonstrates a high sensitivity and good bit-error-rate under adverse signal conditions; the carrier detect time constant is set by an external capacitor, whose value should be arranged as required to further enhance this product's performance in high noise environments. This low-power dev ...
IBS - CLASSE Cornell
IBS - CLASSE Cornell

... effects, and one way they might make them round is to introduce coupling. Suntao has indicated that with the right slits, we should be able to make simultaneous horizontal and vertical measurements of a round-ish beam. He needs estimated beam sizes to determine the slit dimensions. 4 to 8 hours. Tak ...
AD571 - TU Chemnitz
AD571 - TU Chemnitz

... current which matches the full-scale current of the internal DAC—plus about 0.3%—when a full-scale analog input voltage of 9.990 volts (10 volts—1 LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input sig ...
< 1 ... 54 55 56 57 58 59 60 61 62 ... 92 >

Multidimensional empirical mode decomposition

  • studyres.com © 2025
  • DMCA
  • Privacy
  • Terms
  • Report